1. (Currently amended) A method of fabricating a semiconductor device, comprising: The or the semiconductor wafer to expose portions of the semiconductor wafer while covering other portions of the semiconductor wafer;

[[etching selected portions of the semiconductor wafer to form]] forming a plurality of recesses between gate contacts disposed in a first region of the semiconductor wafer;

depositing a conductive [[layer]] material to fill the recesses and to cover the gate contacts such that a continuous conductive layer of the conductive material fills a first recess, extends over a gate contact, and fills a second recess; and

depositing a metal layer, wherein the metal layer contacts at least a portion of the <u>continuous</u> conductive layer and is in electrical contact with the <u>continuous</u> conductive layer filling the recesses.

(Original) The method of claim 1, further comprising:
 depositing an insulating layer over the conductive layer prior to depositing the metal

layer;

patterning a bitline mask on the insulating layer; and

etching selected portions of the insulating layer in accordance with the bitline mask to form a trench through the insulating layer to contact the conductive layer, wherein the metal layer is deposited in the trench.

3. (Original) The method of claim 2, wherein etching the selected portions of the insulating layer is performed using a RIE process.

INTECH 3.0-083 (02P15183US)

Page 2 of 11

1877

- 4. (Original) The method of claim 3; wherein the RIE process includes over eaching of claim 3; wherein the RIE process includes over eaching of claim 3; wherein the RIE process includes over eaching of claim 3; wherein the RIE process includes over eaching of claim 3; wherein the RIE process includes over eaching of claim 3; wherein the RIE process includes over eaching of claim 3; wherein the RIE process includes over eaching of claim 3; wherein the RIE process includes over eaching of claim 3; wherein the RIE process includes over eaching of claim 3; wherein the RIE process includes over eaching of claim 3; wherein the RIE process includes over eaching of claim 3; wherein the RIE process includes over eaching of claim 3; wherein the RIE process includes over eaching of claim 3; wherein the RIE process includes over each include over each includ
- 5. (Currently amended) The method of claim 2, wherein the insulating layer [[is]] comprises an oxide.
- 6. (Original) The method of claim 5, wherein the oxide is formed from a TEOS precursor.
- 7. (Original) The method of claim 6, wherein the oxide is at least 1000 Å thick.
- 8. (Original) The method of claim 1, wherein the metal layer comprises a refractory metal.
- 9. (Original) The method of claim 8, wherein the refractory metal is tungsten.
- 10. (Original) The method of claim 1, wherein the conductive layer comprises silicon.
- 11. (Original) The method of claim 10, wherein the silicon is poly-Si.
- 12. (Original) The method of claim 10, wherein the silicon is amorphous silicon.

13. (Original) The method of claim 12, further including annealing the amorphous silicon

after deposition.

STOREST

14. (Original) The method of claim 10, wherein the silicon is doped.

15. (Original) The method of claim 1, wherein the conductive layer comprises tungsten.

16. (Withdrawn) A method of fabricating a semiconductor device, comprising:

fabricating a plurality of capacitors and a plurality of transistors in [[a first region of]] a semiconductor wafer, the plurality of transistors each including a source region, a drain region and a gate region and the plurality of capacitors being in electrical contact with the plurality of transistors to form a plurality of memory cells;

forming gate contacts in [[a second region of]] the semiconductor wafer, each of the gate contacts being electrically connected to one of the gate regions and having a top surface remote from the gate region;

depositing an insulating material between the gate contacts;

depositing an oxide over the insulating material and the gate contacts;

patterning a mask on a surface of the oxide to expose portions of the semiconductor wafer while covering other portions of semiconductor wafer;

etching selected portions of the oxide and the insulating material based on the mask to form a plurality of recesses between the gate contacts and to expose the top surfaces of the gate contacts;

INTECH 3.0-083 (02P15183US)

Page 4 of 11

depositing a conducting [[layer]] material to fill the recesses and to cover the top surfaces to the file of the gate contacts such that a continuous conductive layer of the conducting material fills are first to the conductive layer of the conducting material fills are first to the conductive layer of the conducting material fills are first to the conductive layer of the conducting material fills are first to the conductive layer of the conducting material fills are first to the conductive layer of the conducting material fills are first to the conductive layer of the conducting material fills are first to the conductive layer of the conducting material fills are first to the conductive layer of the conducting material fills are first to the conductive layer of t

depositing an insulating layer over the conducting layer;

patterning a bitline mask on the insulating layer;

9727329218

etching selected portions of the insulating layer in accordance with the bitline mask to form a trench through the insulating layer to contact the conducting layer; and

depositing a metal layer in the trench, wherein the metal layer contacts at least a portion of the conducting layer so that the metal layer is in electrical contact with the source regions of the plurality of transistors.

- 17. (Withdrawn) The method of claim 16, further comprising performing CMP on the conducting layer to produce a substantially planar surface, wherein the conducting layer covers the top surfaces of the gate contacts after CMP.
- 18. (Withdrawn) The method of claim 16, wherein the metal layer comprises a refractory metal.
- 19. (Withdrawn) The method of claim 18, wherein the refractory metal is tungsten.
- 20. (Withdrawn) The method of claim 16, wherein etching the selected portions of the insulating layer is performed using a RIE process.

INTECH 3.0-083 (02P15183US)

Page 5 of 11

- 21. (Withdrawn) The method of claim 20, wherein the RIE process includes over-etching of the start of the conducting dayer and the conducting dayers exposure of the covers the top surfaces of the gate contacts after the RIE process.
- 22. (Withdrawn) The method of claim 16, wherein the conducting layer comprises silicon.
- 23. (Withdrawn) The method of claim 22, wherein the silicon layer is poly-Si.
- 24. (Withdrawn) The method of claim 22, wherein the silicon layer is amorphous silicon.
- 25. (Withdrawn) The method of claim 22, wherein the silicon is doped.
- 26. (Withdrawn) The method of claim 16, wherein the conducting layer comprises tungsten.
- 27. (Withdrawn) The method of claim 16, wherein the insulating layer includes an oxide.
- 28 37. (Canceled)
- 38. (New) A method of forming a semiconductor device, the method comprising: forming a plurality of structures over a semiconductor body; forming an insulating material between ones of the structures;

applying a line mask over the semiconductor body, the line mask exposing at least one of the structures and regions of the insulating material adjacent opposing edges of the at least one of the structures;

INTECH 3.0-083 (02P15183US)

Page 6 of 11

removing the insulating material that is exposed by the line mask to create at least two recesses, the at least two recesses being separated by an interposed structure that was exposed by a parated to the line mask, each of the recesses exposing a conductive region adjacent the interposed structure;

forming a conductive material within the at least two recesses and overlying the interposed structure, the conductive material electrically connecting the conductive regions exposed by the recesses; and

forming a layer of material over the conductive material, such that the conductive material electrically connects the conductive regions at a point in time when the layer of material is formed.

- 39. (New) The method of claim 38 wherein forming a plurality of structures comprises forming a plurality of gate stacks over the semiconductor body and wherein the conductive regions comprise doped silicon regions.
- 40. (New) The method of claim 39 wherein each gate stack forms a gate of an access transistor of a dynamic random access memory (DRAM) cell, the DRAM cell further comprising a storage capacitor coupled to the access transistor.
- 41. (New) The method of claim 40 wherein the conductive material comprises a bitline contact, the bitline contact being electrically insulated from the gate stacks.

INTECH 3.0-083 (02P15183US)

机点点点

Page 7 of 11

- 42. (New) The method of claim 39 wherein each gate stack includes a conductor and a street was required to sidewall insulator adjacent a sidewall of the conductor, each gate stack further comprises are walk of the conductor, insulating layer overlying the conductor, and wherein removing the insulating material comprises of the vanction of the conductor, and wherein removing the insulating material comprises of the vanction of the conductor.
- 43. (New) The method of claim 38 wherein the insulating material comprises an oxide, wherein the insulating layer and the sidewall insulator comprise a nitride, and wherein removing the insulating material comprises performing a reactive ion etch.
- 44. (New) The method of claim 38 and further comprising forming a metal layer over the conductive material.
- 45. (New) The method of claim 44 wherein the metal layer comprises a refractory metal layer.
- 46. (New) The method of claim 45 wherein the metal layer comprises tungsten.
- 47. (New) The method of claim 38 wherein forming a conductive layer comprises forming a doped polysilicon layer.

## This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:	
☐ BLACK BORDERS	
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES	
☐ FADED TEXT OR DRAWING	
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING	
☐ SKEWED/SLANTED IMAGES	
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS	
☐ GRAY SCALE DOCUMENTS	
LINES OR MARKS ON ORIGINAL DOCUMENT	
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY	

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.